

FIG. 1







FIG. 2











FIG. 4






FIG. 6




FIG. 7A








FIG. 7B










Bout

Metal/Via Layer

**FIG. 9A** 

FIG. 9B






FIG. 10B




FIG. 10A






FIG. 11B









FIG. 12C



Flip Basic Pattern






FIG. 12D






FIG. 13





Metal 1, Via1, Metal 2




FIG. 17C

FIG. 18B

FIG. 18A






FIG. 18C

Metal 3, Via3

Metal 4





Metal 3, Via3, Metal 4




FIG. 19C





FIG. 20B

FIG. 20A

Metal 4, Via4, Metal 5



Metal 6 Metal 5, Via5 ET LERIG

FIG. 21B

FIG. 21A

Metal 5, Via5, Metal 6




FIG. 21C




FIG. 22




FIG. 23






FIG. 24A

Out Comment In Default Connect at any layer 0 Tied to GND at any layer 1 Tied to VDD at any layer
---

FIG. 24B









FIG. 27A

Comment	Default	Metal/Via Change
Foggle Out_1 Out_2	7 u	In_1
Out_1	l_1_nl	ln_2
Toggle	0	~

FIG. 27B






FIG. 29




FIG. 30A




FIG. 30B





FIG. 30D


FIG. 30C

1 Out 2 Comment	Default	Metal∕Via Change	
Out_2	Qp	Ø	
Out_1	Ø	q'O	



Out 1	Out 2	Out 2 Comment
1	0	Metal/Via Change

FIG. 31B



Out 1Out 2Commentweak '0'weak '1'Default (weak '1'weak '0'Metal/Viain_1in_2Default (in_2in_1Metal/Via	Comment	Default (In_1 & In_2 floating)	Metal/Via Change (In_1 & In_2 floating)	Default (In_1 & In_2 driven)	Metal/Via Change (In_1 & In_2 driven)
Out 1 weak '0' weak '1' in_1 in_2	Out 2	weak '1'	weak '0'	in_2	i L
	Out 1	weak '0'	weak '1'	Ë	in_2

FIG. 31D




FIG. 32A

et MCCEL1 MCCEL2 Reg Q	0 0	0 X X
Reset	0 0	

FIG. 32B





FIG. 33A

	1 (default) 1 + In2_2 + pull-down 1 1 + In2_2 + pull-up	
MCCEL2 Out2	1 0 1 0 1 0 1 0 1 0 0 1 0 0 1 0 0 0 0 0	
MCCEL1	007-	

FIG. 33B



Pin	o_wire (default) o_wire + pull-down o_wire o_wire + pull-up
MCCEL2 1/0	0 1 0 1 1 1 1 1 1 1
MCCEL1	00++

FIG. 34B




FIG. 35





FIG. 36A

	<b>(2</b>
2_21uO	0 (defaul ln2 1 1 ln2 1
Out2_1	In2_1 (default) 0 In2_1
MCCEL1	0 + 0 +
MMCEL1	00++

FIG. 36B



Reset MCCEL1Reg Q 0 0 Q 0 1 Q 1 0 0

FIG. 37B